

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/073,442	10/073,442 02/11/2002		Robert Allan Whitton	0808.65530	4484
24978	7590	06/06/2006		EXAMINER	
GREER, B	URNS &	CRAIN	TANG, KENNETH		
	300 S WACKER DR				PAPER NUMBER
	25TH FLOOR				PAPER NUMBER
CHICAGO, IL 60606				2195	
				DATE MAILED: 06/06/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
	10/073,442	WHITTON, ROBERT ALLAN					
Office Action Summary	Examiner	Art Unit					
	Kenneth Tang	2195					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status							
1)⊠ Responsive to communication(s) filed on 16 Ma 2a)□ This action is FINAL. 2b)⊠ This 3)□ Since this application is in condition for alloware closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro						
Disposition of Claims							
4) ☐ Claim(s) <u>1,3-9,11-15,19,27,30 and 31</u> is/are per 4a) Of the above claim(s) is/are withdraw 5) ☐ Claim(s) <u>31</u> is/are allowed. 6) ☐ Claim(s) <u>1,3-9,11-15,19,27 and 30</u> is/are reject 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	vn from consideration.						
Application Papers							
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) access Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction of the oath or declaration is objected to by the Examine 11).	epted or b) objected to by the Eddrawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).					
Priority under 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
Attachment(s) 1) Notice of References Cited (PTO-892)	4) 🔲 Interview Summary	(PTO 413)					
 Notice of References Cited (PTO-692) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 	Paper No(s)/Mail Da						

Art Unit: 2195

DETAILED ACTION

1. This action is in response to the Amendment filed on 3/16/06. Applicant's arguments have been fully considered are most in view of the new grounds of rejections.

2. Claims 1, 3-9, 11-15, 19, 27, and 30-31 are presented for examination.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1, 3-9, 11, 13-14, 27, and 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Zahir et al. (hereinafter Zahir) (US 6,065,114) in view of Rosenthal et al. (hereinafter Rosenthal) (US 5,127,098), and further in view of Kaler et al. (hereinafter Kaler) (US 7,051,330 B1).
- 4. As to claim 1, Zahir teaches a processor switchable between a first execution mode and a second execution mode (context switching between nodes), the processor having a first processor context (first context) when in the first execution mode and a second processor context (second context or target context), larger than (the context of BSPLOAD is smaller than PTR or the context of BSPLOAD is larger than PTR) the first processor context (context A compared to context B), when in the second execution mode, wherein the processor is arranged to execute a plurality of threads on a time share basis (concurrent processing or parallel), the threads being

Application/Control Number: 10/073,442

Art Unit: 2195

able to change (switching) execution mode, the processor is arranged to generate an exception (interrupt) when the processor attempts to change (switching) from one execution mode to the other to keep track (by using mode bits, etc.) of when the execution modes are used and control which processor contexts are preserved at which times (col. 8, lines 4-32 and lines 59-col. 9, lines 1-19, col. 10, lines 13-31, col. 11, lines 7-37, col. 1, lines 44-58, col. 14, lines 35-65, and claim 1,):

Page 3

- 5. Zahir fails to explicitly teach wherein the number of threads in the second execution mode at any one time is limited, to limit the number of times that the second processor context is preserved and restored. However, Rosenthal teaches a time sharing technique such as priority scheduling for context switching, wherein the amount of context switching is limited (col. 7, lines 4-7, col. 4, lines 50-56, col. 11, lines 21-30, col. 1, lines 14-17, col. 4, lines 8-12). It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine Zahir with Rosenthal because this would support context switching and minimize the overhead caused by context switching, thereby improving the system performance of a multitasking system (col. 4, lines 7-17).
- 6. Kaler teaches that limiting the number of threads limits the number of context switching (col. 23, lines 58 through col. 24, line 4). It is beneficial and obvious to one of ordinary skill in the art to do this because it would prevent wasting CPU cycles (col. 23, lines 58 through col. 24, line 4).
- 7. As to claim 3, Zahir teaches wherein the processor is arranged to preserve the second processor context (store a content of a second register), or that part of the second processor

Art Unit: 2195

context which is different from the first processor context, when said exception has been generated (interrupt from interrupt handler) (see Abstract, col. 1, lines 61-68 through col. 2, lines 1-10, col. 10, lines 13-31).

- 8. As to claim 4, Zahir teaches wherein the processor is arranged such that when the processor is switched to a thread which is in the first execution mode, or when the processor is switched to a thread which was the last thread to be in the second execution mode (context switching), and it is inherent that only the first processor context is preserved. Silberschatz's OPERATING SYSTEM CONCEPTS (4.2.3 Context Switch, page 97) shows that the standard definition of context switching requires saving the state of the old process and loading the saved state for the new process.
- 9. As to claim 5, Zahir teaches wherein the second processor context, or that part of the second processor context which is different from the first processor context (context A compared to context B), preserved when the processor next enters the second execution mode to execute a thread other than the last thread to be in the second execution mode (second portion/content/register is reserved/saved/stored) (see Abstract and col. 1, lines 61-67 through col. 2, lines 1-8).
- 10. As to claim 6, it is inherent that Zahir teaches that the number of threads that may be in the second execution mode at any one time is less than the total number of threads that may be

Art Unit: 2195

active on the processor at any one time because it is not possible for the number of threads in any mode to exceed the total number of threads.

- 11. As to claim 7, Zahir teaches wherein the processor is arranged such that, when said exception has been generated, a check is carried out to determine whether the thread that caused the exception is allowed to enter the second execution mode (the interrupt handler provides the controls for the interrupts) (col., 12, lines 22-36, etc.).
- 12. As to claim 8, Zahir teaches wherein the check comprises determining whether that thread is a thread which is barred (ignored or barred by the interrupt handler if the bit is not set) from the second execution mode (col. 11, lines 51-65).
- 13. As to claim 9, Zahir teaches wherein the check (interrupt handler) comprises determining whether a predetermined number of other threads are already in the second execution mode (data table information) (col. 11, lines 7-22).
- 14. As to claim 11, Zahir teaches wherein the processor is arranged to execute a first instruction set when in the first execution mode and a second instruction set when in the second execution mode (see Abstract and col. 8, lines 4-32).
- 15. As to claim 13, Zahir teaches the processor comprising at least one execution unit and a plurality of storage locations (backing store in memory and registers), the first processor context

comprising the contents of storage locations accessible in first execution mode and the second processor context comprising the contents of storage locations (first register and second register) accessible in the second execution mode (see Abstract and col. 1, lines 61-67 through col. 2, lines 1-9).

- 16. As to claim 14, Zahir teaches the processor comprising a plurality of computational units for executing instructions in parallel, each computational unit having at least one execution unit and at least one storage location to which the execution unit has access (backing store in memory and registers) (col. 1, lines 44-58).
- 17. As to claims 27 and 30, they are rejected for the same reasons as stated in the rejection of claim 1.
- 18. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Zahir et al. (hereinafter Zahir) (US 6,065,114) in view of Rosenthal et al. (hereinafter Rosenthal) (US 5,127,098), in view of Kaler et al. (hereinafter Kaler) (US 7,051,330 B1), and further in view of Ackerman et al. (hereinafter Ackerman) (US 5,481,719).
- 19. As to claim 12, Zahir, Kaler and Rosenthal fail to explicitly teach teaches wherein the processor is switchable between a supervisor mode and a user mode, the user mode having restricted access to the processor's resources in comparison to the supervisor mode, and, when

Art Unit: 2195

said exception is generated, the processor transfers from the user mode to the supervisor mode. However, Ackerman teaches switching based on exceptions/interrupts between a supervisor mode and a user mode, whereby the user mode not having as much privileges as the supervisor mode (col. 20, lines 27-33, col. 13, lines 18-27). It would have been obvious to one of ordinary skill in the art at the time the invention was made to include the feature of the user mode and supervisor mode because the various levels of privileges increase the security of the system (col. 2, lines 23-25).

- Claims 15 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Zahir et al. (hereinafter Zahir) (US 6,065,114) in view of Rosenthal et al. (hereinafter Rosenthal) (US 5,127,098), in view of Kaler et al. (hereinafter Kaler) (US 7,051,330 B1), and further in view of Spiller (US 6,047,122).
- 21. As to claim 15, Zahir and Rosenthal fail to explicitly teach wherein the first execution mode is a scalar mode and the second execution mode is a parallel mode. However, Spiller teaches switching from a scalar mode to a parallel mode (col. 4, lines 1-17 and see claim 1). It would have been obvious to one of ordinary skill in the art at the time the invention was made to include the feature of switching from a scalar mode to a parallel mode because it would increase the speed of processing (col. 2, lines 1-8).
- 22. As to claim 19, it is rejected for the same reasons as stated in the rejection of claim 15.

Art Unit: 2195

Allowable Subject Matter

23. Claim 31 is allowed.

Response to Arguments

24. Applicant's arguments in the Remarks have been fully considered but are now moot in view of the new grounds of rejections.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kenneth Tang whose telephone number is (571) 272-3772. The examiner can normally be reached on 8:30AM - 6:00PM, Every other Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Meng-Ai An can be reached on (571) 272-3756. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2195

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Kt 5/26/05